

## EXHIBIT 026

**U.S. Patent No. 7,366,818 (Radulescu & Goossens)**

"Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same"

'818 Patent Claim	Lenovo Product Including Snapdragon System on Chip <sup>1</sup>
<p>1. Integrated circuit comprising a plurality of processing modules (M, S) said modules being disposed on the same chip, and</p>	<p>Without conceding that the preamble of claim 1 of the '818 Patent is limiting, the Lenovo IdeaPad Duet 3 Chromebook (hereinafter, the "Lenovo product") includes an integrated circuit. For example, the Lenovo product includes the Qualcomm Snapdragon 7c Gen 2 Compute Platform system on chip (hereinafter, the "Snapdragon SoC").</p> <div data-bbox="508 551 1015 915">  </div> <div data-bbox="1121 502 1710 612" style="text-align: center;"> <h2>Lenovo IdeaPad Duet 3 Chromebook</h2> </div> <div data-bbox="1121 639 1706 669" style="text-align: center;"> <p>Featuring a Snapdragon 7c Gen 2 Compute Platform</p> </div> <div data-bbox="1121 690 1809 964" style="text-align: center;"> <p>The Lenovo IdeaPad™ Duet 3 Chromebook is the ideal work and play device for the hyper-mobile user looking for superior experience with the larger 11" 2K near-borderless display. Faster connectivity options, all-day battery life, and the more powerful, fanless and efficient performance of the Snapdragon® 7c Gen 2 platform gets things done while on the go. Work on the detachable keyboard or take notes and sketch with the optional Lenovo USI Pen 2.</p> </div> <div data-bbox="644 1019 876 1068" style="text-align: center;"> <p>1 2 3 4</p> </div> <div data-bbox="1157 1057 1267 1082" style="text-align: center;"> <p>Learn More</p> </div> <div data-bbox="498 1132 1767 1207" style="text-align: center;"> <p><a href="https://www.qualcomm.com/products/application/mobile-computing/laptop-device-finder/lenovo-ideapad-duet-3-chromebook">https://www.qualcomm.com/products/application/mobile-computing/laptop-device-finder/lenovo-ideapad-duet-3-chromebook</a></p> </div>

<sup>1</sup> The Lenovo product is charted as a representative product made used, sold, offered for sale, and/or imported by Lenovo. The citations to evidence contained herein are illustrative and should not be understood to be limiting. The right is expressly reserved to rely upon additional or different evidence, or to rely on additional citations to the evidence cited already cited herein

## U.S. Patent No. 7,366,818 (Radulescu &amp; Goossens)

"Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same"

'818 Patent Claim	Lenovo Product Including Snapdragon System on Chip <sup>1</sup>
	<p>The Snapdragon SoC comprises a plurality of processing modules, for example Qualcomm Adreno GPU; Octa-core Qualcomm Kryo 468 CPU; and Qualcomm Hexagon 692 DSP:</p> <p><b>Qualcomm® Snapdragon™</b></p> <p><b>7c Gen 2 Compute Platform</b></p>  <p><b>Specifications &amp; Features</b></p> <p><b>CPU</b></p> <ul style="list-style-type: none"> <li>• CPU Clock Speed: Up to 2.55 GHz</li> <li>• CPU Cores: Octa-core Qualcomm® Kryo™ 468 CPU</li> <li>• CPU Architecture: 64-bit</li> </ul> <p><b>Process</b></p> <ul style="list-style-type: none"> <li>• Process Technology: 8 nm</li> </ul> <p><b>OS Support</b></p> <ul style="list-style-type: none"> <li>• Supports Windows 10 and Windows 11</li> <li>• Chrome OS</li> </ul> <p><b>Memory</b></p> <ul style="list-style-type: none"> <li>• Memory Type: 2 x 16-bit, LPDDR4x-4266</li> </ul> <p><b>Storage</b></p> <ul style="list-style-type: none"> <li>• UFS: eMMC 5.1; UFS 2.1</li> </ul> <p><b>Visual Subsystem</b></p> <ul style="list-style-type: none"> <li>• GPU: Qualcomm® Adreno™ GPU</li> </ul> <p><b>Camera</b></p> <ul style="list-style-type: none"> <li>• Image Signal Processor: Qualcomm Spectra™ 255 image signal processor, 14-bit</li> <li>• Dual Camera, ZSL, 30fps: Up to 16 MP</li> </ul> <p><b>Video</b></p> <ul style="list-style-type: none"> <li>• Video Playback: Up to 4K HDR10</li> <li>• Codec Support: H.265 (HEVC), H.264 (AVC), VP9</li> <li>• Video Software: Motion Compensated Temporal Filtering (MCTF)</li> </ul> <p><b>Display</b></p> <ul style="list-style-type: none"> <li>• Max On-Device Display: QXGA @ 60Hz, FHD @ 60Hz</li> <li>• Max External Display: QHD @ 60Hz</li> <li>• Display Pixels: 2560x1440, 2048x1536</li> </ul> <p><b>General Audio</b></p> <ul style="list-style-type: none"> <li>• Qualcomm Aqstic technology: Qualcomm Aqstic™ audio codec, Qualcomm Aqstic smart speaker amplifier</li> <li>• Qualcomm® aptX™ audio playback support: aptX, aptX HD</li> </ul> <p><b>Audio Playback</b></p> <ul style="list-style-type: none"> <li>• PCM, Playback: Up to 384kHz/32bit</li> <li>• Additional Playback Features: Native DSD support</li> </ul> <p><b>Qualcomm® AI Engine</b></p> <ul style="list-style-type: none"> <li>• AIE CPU: Octa-core Kryo 468 CPU</li> </ul> <p><b>Uplink Technology: Qualcomm® Snapdragon™ Upload+</b></p> <ul style="list-style-type: none"> <li>• Uplink Carrier Aggregation: 2x20 MHz carrier aggregation</li> <li>• Uplink QAM: Up to 64-QAM</li> <li>• LTE Speed</li> <li>• LTE Peak Download Speed: 600 Mbps</li> </ul> <p><b>Wi-Fi</b></p> <ul style="list-style-type: none"> <li>• Wi-Fi Standards: 802.11ac Wave 2, 802.11a/b/g, 802.11n</li> <li>• Wi-Fi Spectral Bands: 2.4 GHz, 5 GHz</li> <li>• MIMO Configuration: 2x2 (2-stream)</li> <li>• Qualcomm® FastConnect™ Subsystem</li> </ul> <p><b>Bluetooth Version</b></p> <ul style="list-style-type: none"> <li>• Bluetooth 5.0</li> </ul> <p><b>GPS Location</b></p> <ul style="list-style-type: none"> <li>• Satellite Systems Support: NavIC, BeiDou, Galileo, GLONASS, GPS, QZSS, SBAS</li> </ul> <p><b>Security</b></p> <ul style="list-style-type: none"> <li>• Qualcomm® Processor Security</li> <li>• Qualcomm® Content Protection</li> <li>• Wi-Fi Security: WPA3</li> </ul>

**U.S. Patent No. 7,366,818 (Radulescu & Goossens)**

“Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same”

'818 Patent Claim	Lenovo Product Including Snapdragon System on Chip <sup>1</sup>
	<p><b>Camera</b></p> <ul style="list-style-type: none"> <li>Image Signal Processor: Qualcomm Spectra™ 255 image signal processor, 14-bit</li> <li>Dual Camera, ZSL, 30fps: Up to 16 MP</li> <li>Single Camera, ZSL, 30fps: Up to 32 MP</li> <li>Camera Features: Multi-frame Noise Reduction (MFNR)</li> <li>Video Capture Features: Rec. 2020 color gamut video capture, Up to 10-bit color depth video capture</li> </ul> <p><b>CAMERA FEATURES</b></p> <ul style="list-style-type: none"> <li>Advanced DPD, WPA3</li> <li>Multi-Frame Noise Reduction (MFNR) and Multi-Frame Super Resolution (MFSR)</li> <li>Forward-looking Electronic Image Stabilization (EIS)</li> <li>Motion Compensated Temporal filtering (MCTF) for noise-free video capture up to UHD (4K) at 30 FPS</li> <li>Four MIPI CSI PHYs (DPHY 1.2 / CPHY 1.2)</li> </ul> <p><b>Additional Playback Features: Native DSD support</b></p> <p><b>Qualcomm® AI Engine</b></p> <ul style="list-style-type: none"> <li>AIE CPU: Octa-core Kryo 468 CPU</li> <li>AIE GPU: Adreno GPU</li> <li>AIE DSP: Qualcomm® Hexagon™ 692 DSP</li> </ul> <p><b>Cellular Modem</b></p> <ul style="list-style-type: none"> <li>Modem Name: Snapdragon X15 LTE modem</li> <li>LTE Category</li> <li>Downlink LTE Category: LTE Category 12</li> <li>Uplink LTE Category: LTE Category 13</li> <li>LTE Downlink Features</li> <li>Downlink Carrier Aggregation: 3x20 MHz carrier aggregation</li> <li>Downlink LTE MIMO: Up to 4x4 MIMO on two carriers</li> <li>Downlink QAM: Up to 256-QAM, Up to 64-QAM</li> <li>LTE Uplink Features</li> </ul>
a network (N; RN) arranged for providing at least one connection between a first and at least one second module (M, S), wherein said modules communicate via a	Without conceding that the preamble of claim 1 of the '818 Patent is limiting, the Snapdragon SoC included in the Lenovo product utilizes Arteris network on chip interconnect technology, and/or a derivative thereof, (collectively, the “Arteris NoC”) as a network (N; RN) arranged for providing connections between a first and at least one second module (M, S) in the Snapdragon SoC included in the Lenovo product, wherein said modules communicate via a network on chip, either literally or under the doctrine of equivalents.

**U.S. Patent No. 7,366,818 (Radulescu & Goossens)**

“Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same”

'818 Patent Claim	Lenovo Product Including Snapdragon System on Chip <sup>1</sup>
network on chip, and	<p>Qualcomm</p> <p></p> <p>Arteris-developed NoC technology is the backbone of <b>Snapdragon application processors &amp; LTE modems, Atheros</b> wireless connectivity SoCs, and <b>CSR IoT</b> products.</p> <p><a href="#">LEARN MORE »</a></p> <p><a href="https://web.archive.org/web/20210514110614/https://www.arteris.com/customers">https://web.archive.org/web/20210514110614/https://www.arteris.com/customers</a></p>

**U.S. Patent No. 7,366,818 (Radulescu & Goossens)**

“Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same”

'818 Patent Claim	Lenovo Product Including Snapdragon System on Chip <sup>1</sup>
	<p>Certain Arteris Technology Assets Acquired</p> <p>by <b>Kurt Shuler</b>, on October 31, 2013</p> <p>Arteris to continue to license, support and maintain Arteris FlexNoC® interconnect IP</p> <p>SUNNYVALE, California — October 31, 2013 — Arteris Inc., a leading innovator and supplier of silicon-proven commercial <a href="#">network-on-chip (NoC) interconnect IP</a> solutions, today announced that Qualcomm Technologies, Inc. (“Qualcomm”), a subsidiary of Qualcomm Incorporated, has acquired certain technology assets from Arteris and hired personnel formerly employed by Arteris.</p> <p><b>“Arteris NoC technology has been and will continue to be a key enabler for creating larger and more complex chips in a shorter amount of time at a lower cost. This acquisition of our technology assets represents a validation of the value of Arteris’ Network-on-Chip interconnect IP technology.”</b></p> <p style="text-align: right;"><b>ARTERIS IP</b></p> <p style="text-align: center;"><small>K. Charles Janac, President and CEO, Arteris</small></p> <p><a href="https://www.arteris.com/press-releases/Qualcomm-Arteris-asset-acquisition-2013_oct_31">https://www.arteris.com/press-releases/Qualcomm-Arteris-asset-acquisition-2013_oct_31</a>;  <a href="https://www.fiercewireless.com/tech/qualcomm-acquires-arteris-noc-tech-assets-team">https://www.fiercewireless.com/tech/qualcomm-acquires-arteris-noc-tech-assets-team</a></p> <p>For example, in the Arteris NoC, “[m]ost transactions require the following two-step transfers,” including “[a] master send[ing] request packets” and “the slave return[ing] response packets”:</p>


**U.S. Patent No. 7,366,818 (Radulescu & Goossens)**

"Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same"

'818 Patent Claim	Lenovo Product Including Snapdragon System on Chip <sup>1</sup>
	<p><b>11.3.1.1 <i>Transaction Layer</i></b></p> <p>The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:</p> <ul style="list-style-type: none"> <li>• A master sends request packets.</li> <li>• Then, the slave returns response packets.</li> </ul> <p>As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.</p>


## U.S. Patent No. 7,366,818 (Radulescu &amp; Goossens)

"Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same"

'818 Patent Claim	Lenovo Product Including Snapdragon System on Chip <sup>1</sup>
	 <p><b>FIGURE 11.1</b> NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 312-313; see <i>id</i> at 308 (explaining that Chapter 11 of this book describes the function of the Arteris NoC: "In this chapter we will present an MPSoC platform [...] using Arteris NoC as communication infrastructure.").</p> <p>A large SoC, such as the Snapdragon SoC included in the Lenovo product may include multiple classes of Arteris NoC:</p>


## U.S. Patent No. 7,366,818 (Radulescu &amp; Goossens)

"Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same"

'818 Patent Claim	Lenovo Product Including Snapdragon System on Chip <sup>1</sup>
	<h2 data-bbox="536 300 1584 360">Logical Interconnect Topology Development</h2> <p data-bbox="536 368 1410 393">FLEXNOC &amp; NCORE INTERCONNECT IPS DEFINE ARCHITECTURES</p>  <ul data-bbox="536 858 1752 959" style="list-style-type: none"> <li>• ArChip16 Example: Large SoCs have multiple classes of interconnect       <ul data-bbox="566 894 1241 918" style="list-style-type: none"> <li>– Non-coherent, Coherent, Control/Status, Observability, etc.</li> </ul> </li> <li>• Ncore &amp; FlexNoC interconnects are managed separately from IP blocks, increasing design flexibility</li> </ul> <p data-bbox="515 997 642 1021">ARTERIS IP</p> <p data-bbox="1106 997 1262 1021">ISPD 2018, 28 March 2018</p> <p data-bbox="1649 997 1818 1021">Copyright © 2018 Arteris IP   9</p> <p data-bbox="502 1083 1888 1160">See Physical Interconnect Aware Network Optimizer, <a href="http://www.ispd.cc/slides/2018/s7_2.pdf">http://www.ispd.cc/slides/2018/s7_2.pdf</a>, at slide 9.</p> <p data-bbox="502 1204 1888 1281">As a further illustration, connections between modules within the Arteris NoC may be defined by a connectivity table:</p>

## U.S. Patent No. 7,366,818 (Radulescu &amp; Goossens)

"Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same"

'818 Patent Claim	Lenovo Product Including Snapdragon System on Chip <sup>1</sup>
	<p data-bbox="544 311 1833 368"><b>Connectivity Map → Interconnect Connections → Layout</b></p>  <ul data-bbox="544 861 1833 975" style="list-style-type: none"> <li>• Connectivity table defines interconnect connections within the floorplan</li> <li>• Routes must pass through available channels in the floorplan</li> <li>• Connectivity passes from initiator NIU to switch, to link, to RC buffers and finally to target NIU</li> </ul> <p data-bbox="1664 878 1833 897">DC-Topographical</p> <p data-bbox="523 1013 650 1033">ARTERIS IP</p> <p data-bbox="1115 1013 1269 1033">ISPD 2018, 28 March 2018</p> <p data-bbox="1664 1013 1833 1033">Copyright © 2018 Arteris IP   12</p> <p data-bbox="508 1073 1881 1144">See Physical Interconnect Aware Network Optimizer, <a href="http://www.ispd.cc/slides/2018/s7_2.pdf">http://www.ispd.cc/slides/2018/s7_2.pdf</a>, at slide 12.</p>
wherein said connection supports transactions comprising outgoing messages	<p>The Arteris NoC utilized by the Snapdragon SoC included in the Lenovo product has a connection that supports transactions comprising outgoing messages from the first module to the second modules and return messages from the second modules to the first module, either literally or under the doctrine of equivalents.</p> <p>For example, in the Arteris NoC, "[m]ost transactions require the following two-step transfers," including "[a] master send[ing] request packets" and "the slave return[ing] response packets":</p>


**U.S. Patent No. 7,366,818 (Radulescu & Goossens)**

"Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same"

'818 Patent Claim	Lenovo Product Including Snapdragon System on Chip <sup>1</sup>
from the first module to the second modules and return messages from the second modules to the first module	<p><b>11.3.1.1 <i>Transaction Layer</i></b></p> <p>The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:</p> <ul style="list-style-type: none"> <li>• A master sends request packets.</li> <li>• Then, the slave returns response packets.</li> </ul> <p>As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.</p>

## U.S. Patent No. 7,366,818 (Radulescu &amp; Goossens)

"Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same"

'818 Patent Claim	Lenovo Product Including Snapdragon System on Chip <sup>1</sup>
	 <p><b>FIGURE 11.1</b> NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 312-313.</p>
the integrated circuit comprising at least one dropping means (DM) for dropping	The Arteris NoC utilized by the Snapdragon SoC included in the Lenovo product has at least one dropping means (DM) for dropping data exchanged by said first and second module (M, S), either literally or under the doctrine of equivalents.

**U.S. Patent No. 7,366,818 (Radulescu & Goossens)**

“Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same”

'818 Patent Claim	Lenovo Product Including Snapdragon System on Chip <sup>1</sup>																		
data exchanged by said first and second module (M, S), and	<p>For example, the Arteris NoC addresses packet corruption using, among other mechanisms, “packet validity checker” and “initiator timeout,” which may result in data being dropped:</p> <h3 data-bbox="523 421 1495 470">Example NoC Functional Safety Mechanisms</h3> <table border="1" data-bbox="544 507 1848 975"> <thead> <tr> <th data-bbox="555 515 903 551">Function</th><th data-bbox="903 515 1326 551">Failure Modes</th><th data-bbox="1326 515 1848 551">Safety Mechanisms</th></tr> </thead> <tbody> <tr> <td data-bbox="555 551 903 633">Packetization</td><td data-bbox="903 551 1326 633">External interface corruption; External protocol violation; Packet corruption</td><td data-bbox="1326 551 1848 633">External placeholder (ECC/Parity); Packet validity checker; Duplication; <b>Initiator timeout</b></td></tr> <tr> <td data-bbox="555 633 903 714">Transport</td><td data-bbox="903 633 1326 714">Packet corruption</td><td data-bbox="1326 633 1848 714">ECC/Parity + checker; Packet validity checker; Initiator timeout</td></tr> <tr> <td data-bbox="555 714 903 845">Clocking and reset</td><td data-bbox="903 714 1326 845">Clock / reset glitch; Frequency error; Wrong clock gating</td><td data-bbox="1326 714 1848 845">External Timeout AoU; Initiator timeout; Packet validity checker; Percentage safe AoU</td></tr> <tr> <td data-bbox="555 845 903 926">Safety reporting</td><td data-bbox="903 845 1326 926">Missed / incorrect reporting; unexpected reporting of Fault</td><td data-bbox="1326 845 1848 926">Register parity; Regular check AoU</td></tr> <tr> <td data-bbox="555 926 903 975">Safety mechanism</td><td data-bbox="903 926 1326 975">Missed / incorrect reporting; unexpected reporting of Fault</td><td data-bbox="1326 926 1848 975">BIST; Regular check AoU</td></tr> </tbody> </table>  <p>Implementing ISO 26262 Compliant AI Systems with Arm and Arteris IP, <a href="https://www.arteris.com/download-arm-arteris-ip-ai-npu-iso26262-presentation">https://www.arteris.com/download-arm-arteris-ip-ai-npu-iso26262-presentation</a>, at 10.</p> <p>As a further example, the Arteris NoC includes “packet validity checking” and “transaction timeout” for error resiliency, which may result in data being dropped:</p>	Function	Failure Modes	Safety Mechanisms	Packetization	External interface corruption; External protocol violation; Packet corruption	External placeholder (ECC/Parity); Packet validity checker; Duplication; <b>Initiator timeout</b>	Transport	Packet corruption	ECC/Parity + checker; Packet validity checker; Initiator timeout	Clocking and reset	Clock / reset glitch; Frequency error; Wrong clock gating	External Timeout AoU; Initiator timeout; Packet validity checker; Percentage safe AoU	Safety reporting	Missed / incorrect reporting; unexpected reporting of Fault	Register parity; Regular check AoU	Safety mechanism	Missed / incorrect reporting; unexpected reporting of Fault	BIST; Regular check AoU
Function	Failure Modes	Safety Mechanisms																	
Packetization	External interface corruption; External protocol violation; Packet corruption	External placeholder (ECC/Parity); Packet validity checker; Duplication; <b>Initiator timeout</b>																	
Transport	Packet corruption	ECC/Parity + checker; Packet validity checker; Initiator timeout																	
Clocking and reset	Clock / reset glitch; Frequency error; Wrong clock gating	External Timeout AoU; Initiator timeout; Packet validity checker; Percentage safe AoU																	
Safety reporting	Missed / incorrect reporting; unexpected reporting of Fault	Register parity; Regular check AoU																	
Safety mechanism	Missed / incorrect reporting; unexpected reporting of Fault	BIST; Regular check AoU																	

**U.S. Patent No. 7,366,818 (Radulescu & Goossens)**

“Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same”

'818 Patent Claim	Lenovo Product Including Snapdragon System on Chip <sup>1</sup>
	<p><i>A. Advanced Data Protection and Reliability for SoC Interconnects</i></p> <p>Arteris FlexNoC expands data protection and reliability features beyond the CPU and into the network-on-chip interconnect fabric. [14] FlexNoC can pass IP-generated error-correcting code (ECC) information through the NoC between socket interfaces. Alternatively, FlexNoC can generate custom data payload and control ECC in packet-generating units, and detect or correct errors in packet-consuming units. The amount of redundancy per data byte is configurable based on the cost and resilience requirements of the SSD controller.</p> <p>The FlexNoC Resilience package also includes packet validity checking, transaction timeout, control register parity checking and unit duplication and comparison that are all designed to extend error resiliency beyond the CPU and into the other hardware blocks of the design. Key to a complete implementation is the inclusion of a safety controller to manage faults and a fully-verified built-in test (BIST) module to continually test data protection hardware when activity is quiescent.</p> <p>Optimizing Enterprise-Class SSD Host Controller Design with Arteris FlexNoC Network-On-Chip Interconnect IP, <a href="https://www.arteris.com/hubfs/enterprise-ssd-controller-tech-paper-arteris.pdf">https://www.arteris.com/hubfs/enterprise-ssd-controller-tech-paper-arteris.pdf</a> at 7.</p> <p>As a further example, in the Arteris NoC, “[t]arget-side timeout in the network interface units detects unresponsive target IP failures and ensures that they do not block the NoC,” which may result in data being dropped:</p>

**U.S. Patent No. 7,366,818 (Radulescu & Goossens)**

“Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same”

'818 Patent Claim	Lenovo Product Including Snapdragon System on Chip <sup>1</sup>
	<p><i>C. Transaction Timeout</i></p> <p>Target-side timeout in network interface units detects unresponsive target IP failures and ensures that they do not block the NoC. Initiator-side timeout in network interface units detects transport packet deletion, bad routing, or failures of stuck arbiters or targets. Timeout is detected per transaction using a pre-scaled counter to minimized hardware cost and power consumption.</p> <p>SoC Reliability Features in the FlexNoC Resilience Package, <a href="http://itersnews.com/wp-content/uploads/experts/2015/03/95935flexnoc-resilience-package-tech-paper.pdf">http://itersnews.com/wp-content/uploads/experts/2015/03/95935flexnoc-resilience-package-tech-paper.pdf</a> at 2.</p>
at least one interface means (ANIP, PNIP) for managing the interface between a module (M, S) and the network (N, RN),	<p>The Arteris NoC utilized by the Snapdragon SoC included in the Lenovo product has at least one interface means (ANIP, PNIP) for managing the interface between a module (M, S) and the network (N, RN), either literally or under the doctrine of equivalents.</p> <p>For example, the Arteris NoC uses Network Interface Units (NIUs), which “translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols” and in the Arteris NoC, the NIUs “are at the boundary of the NoC” and there is a NIU connected to each of the master and slave nodes, between the nodes and the network:</p>


**U.S. Patent No. 7,366,818 (Radulescu & Goossens)**

"Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same"

'818 Patent Claim	Lenovo Product Including Snapdragon System on Chip <sup>1</sup>
	<p><b>11.3.1.1 <i>Transaction Layer</i></b></p> <p>The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:</p> <ul style="list-style-type: none"> <li>• A master sends request packets.</li> <li>• Then, the slave returns response packets.</li> </ul> <p>As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.</p>

## U.S. Patent No. 7,366,818 (Radulescu &amp; Goossens)

"Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same"

'818 Patent Claim	Lenovo Product Including Snapdragon System on Chip <sup>1</sup>
	 <p><b>FIGURE 11.1</b> NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 311, 312-313.</p> <p>The Initiator NIUs are “used to connect a master node to the NoC,” and the Target NIUs are “used to connect a slave node to the NoC”:</p>

**U.S. Patent No. 7,366,818 (Radulescu & Goossens)**

“Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same”

'818 Patent Claim	Lenovo Product Including Snapdragon System on Chip <sup>1</sup>
	<p><b>11.3.2 Network Interface Units</b></p> <p>The Arteris Danube IP library includes NIUs for different third party protocols. Currently, three different protocols are supported: AHB (APB), OCP, and AXI. For each protocol, two different NIU units can be instantiated:</p> <ul style="list-style-type: none"> <li>• <b>Initiator NIU</b>—third party protocol-to-NTTP, used to connect a master node to the NoC</li> <li>• <b>Target NIUs</b>—NTTP-to-third party protocol, used to connect a slave node to the NoC</li> </ul> <p>Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 316-317.</p> <p>In the Arteris NoC “Initiator NIU units...enable connection between an AMBA-AHB master IP and the NoC”:</p>

**U.S. Patent No. 7,366,818 (Radulescu & Goossens)**

"Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same"

'818 Patent Claim	Lenovo Product Including Snapdragon System on Chip <sup>1</sup>
	<p><b>11.3.2.1 <i>Initiator NIU Units</i></b></p> <p>Initiator NIU units (the architecture of the AHB initiator is given in Figure 11.4) enable connection between an AMBA-AHB master IP and the NoC. It translates AHB transactions into an equivalent NTTP packet sequence, and transports requests and responses to and from a target NIU, that is, slave IP (slave can be any of the supported protocols). The AHB-to-NTTP unit instantiates a Translation Table for address decoding. This table receives 32-bit AHB addresses from the NIU and returns the packet header and necker information that is needed to access the NTTP address space: Slave address, Slave offset, Start offset, and the coherency size (see <a href="#">Figure 11.2</a>). Whenever the AHB address does not fit the predefined decoding range, the table asserts an error signal that sets the error bit of the corresponding NTTP request packet, for further error handling by the NoC. The translation table is fully user-defined at design time: it must first be completed with its own hardware parameters, then passed to the NIU.</p> <p>A FIFO memory is inserted in the datapath for AHB write accesses. The FIFO memory absorbs data at the AHB initiator rate, so that NTTP packets can</p>


**U.S. Patent No. 7,366,818 (Radulescu & Goossens)**

"Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same"

'818 Patent Claim	Lenovo Product Including Snapdragon System on Chip <sup>1</sup>
	<p>burst at NoC rate as soon as a minimum amount of data has been received. The width of the FIFO and the AHB data bus is identical, and the FIFO depth is defined by the hardware parameter. This parameter indicates the amount of data required to generate a Store packet: each time the FIFO is full, a Request packet is sent on the Tx port. Of course, if the AHB access ends before the FIFO is full, the NTTP request packet is sent. Because AHB can only tolerate a single outstanding transaction, the AHB bus is frozen until the NTTP transaction has been completed. That is</p> <ul style="list-style-type: none"> <li>• During a read request, until the requested data arrives from the Rx port</li> <li>• During a nonbufferable write request, in which case only the last access is frozen and the acknowledge occurs when the last NTTP response packet has been received</li> <li>• When an internal FIFO is full</li> </ul>

## U.S. Patent No. 7,366,818 (Radulescu &amp; Goossens)

"Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same"

'818 Patent Claim	Lenovo Product Including Snapdragon System on Chip <sup>1</sup>
	<p style="text-align: center;"><b>NIU Architecture</b></p>  <p><b>Request Path</b></p> <p>AHB Req (PIPE) → Translation Table (Add) → DATA FIFO (Data) → Packet Assembly → PIPE bw/lw → Tx Port</p> <p>Ctrl → Translation Table → Build Header &amp; NECKER → Packet Assembly</p> <p><b>Response Path</b></p> <p>Information from request path → Flow Control → Width Converter (DATA) → Rx Port</p> <p>CONTROL → Flow Control</p> <p>Width Converter → Rx Port</p> <p>DATA → Width Converter</p>

**FIGURE 11.4**

Network interface unit: Initiator architecture.

Networks-On-Chips Theory and Practice, <https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0>, at 317-318.

As further example, "Target NIU units enable connection of a slave IP to the NoC by translating

**U.S. Patent No. 7,366,818 (Radulescu & Goossens)**

"Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same"

'818 Patent Claim	Lenovo Product Including Snapdragon System on Chip <sup>1</sup>
	<p>NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets":</p> <p><b>11.3.2.2 Target NIU Units</b></p> <p>Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets (the architecture of the AHB Target NIU is given in Figure 11.5). For the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, <a href="#">Figure 11.2</a>). The AHB address bus is always 32 bits wide, but the actual address space size may be downsized by setting a hardware parameter. Unused AHB address bits are then driven to zero. The NTTP request packet is then translated into one or more corresponding AHB accesses, depending on the transaction type (word aligned or nonaligned access). For example, if the request is an atomic Store, or a Load that can fit an AHB burst of specified length, then such a burst is generated. Otherwise, an AHB burst with unspecified length is generated.</p>

## U.S. Patent No. 7,366,818 (Radulescu &amp; Goossens)

"Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same"

'818 Patent Claim	Lenovo Product Including Snapdragon System on Chip <sup>1</sup>
<p><b>Target NIU Architecture</b></p> <p><b>Request Path</b></p> <p>Rx Port → SHIFTER → PIPE</p> <p>Rx Port → CONTROL → ADDRESS + Ctrl → PIPE</p> <p>CONTROL → HEADER INFO → Response Path</p> <p><b>Response Path</b></p> <p>Response Path → PIPE Fw/Bw → PACKET ASSEMBLY → DATA FIFO → PIPE</p> <p>AHB Master Interface</p> <p>AHB Req → Response Path</p> <p>AHB Resp ← Response Path</p> <p>Header info</p>	

**FIGURE 11.5**

Network interface unit: Target architecture.

Networks-On-Chips Theory and Practice, <https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0>, at 318-319.

**U.S. Patent No. 7,366,818 (Radulescu & Goossens)**

"Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same"

'818 Patent Claim	Lenovo Product Including Snapdragon System on Chip <sup>1</sup>
<p>wherein said interface means (ANIP, PNIP) comprises a first dropping means (DM) for dropping data, and</p>	<p>The interface means of the Arteris NoC utilized by the Snapdragon SoC included in the Lenovo product comprises a first dropping means (DM) for dropping data, either literally or under the doctrine of equivalents.</p> <p>For example, the Arteris NoC uses Network Interface Units (NIUs), which include Initiator NIUs, that are "used to connect a master node to the NoC," and the Target NIUs, that are "used to connect a slave node to the NoC":</p> <p><b>11.3.2 Network Interface Units</b></p> <p>The Arteris Danube IP library includes NIUs for different third party protocols. Currently, three different protocols are supported: AHB (APB), OCP, and AXI. For each protocol, two different NIU units can be instantiated:</p> <ul style="list-style-type: none"> <li>• <b>Initiator NIU</b>—third party protocol-to-NTTP, used to connect a master node to the NoC</li> <li>• <b>Target NIUs</b>—NTTP-to-third party protocol, used to connect a slave node to the NoC</li> </ul> <p>Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 316-317.</p> <p>For example, the Arteris NoC addresses packet corruption using, among other mechanisms, "packet validity checker" and "initiator timeout," which may result in data being dropped:</p>

## U.S. Patent No. 7,366,818 (Radulescu &amp; Goossens)

“Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same”

'818 Patent Claim	Lenovo Product Including Snapdragon System on Chip <sup>1</sup>																													
<b>Example NoC Functional Safety Mechanisms</b>																														
<table border="1"> <thead> <tr> <th data-bbox="544 393 903 425">Function</th><th data-bbox="903 393 1326 425">Failure Modes</th><th colspan="2" data-bbox="1326 393 1905 425">Safety Mechanisms</th></tr> </thead> <tbody> <tr> <td data-bbox="544 425 903 518"><b>Packetization</b></td><td data-bbox="903 425 1326 518">External interface corruption; External protocol violation; Packet corruption</td><td colspan="2" data-bbox="1326 425 1905 518">External placeholder (ECC/Parity); Packet validity checker; Duplication; <b>Initiator timeout</b></td></tr> <tr> <td data-bbox="544 518 903 595"><b>Transport</b></td><td data-bbox="903 518 1326 595">Packet corruption</td><td colspan="2" data-bbox="1326 518 1905 595">ECC/Parity + checker; Packet validity checker; Initiator timeout</td></tr> <tr> <td data-bbox="544 595 903 719" rowspan="2"><b>Clocking and reset</b></td><td data-bbox="903 595 1326 672">Clock / reset glitch; Frequency error;</td><td colspan="2" data-bbox="1326 595 1905 672">External Timeout AoU;</td></tr> <tr> <td data-bbox="903 672 1326 719">Wrong clock gating</td><td colspan="2" data-bbox="1326 672 1905 719">Initiator timeout; Packet validity checker; Percentage safe AoU</td></tr> <tr> <td data-bbox="544 719 903 796"><b>Safety reporting</b></td><td data-bbox="903 719 1326 796">Missed / incorrect reporting; unexpected reporting of Fault</td><td colspan="2" data-bbox="1326 719 1905 796">Register parity; Regular check AoU</td></tr> <tr> <td data-bbox="544 796 903 861"><b>Safety mechanism</b></td><td data-bbox="903 796 1326 861">Missed / incorrect reporting; unexpected reporting of Fault</td><td colspan="2" data-bbox="1326 796 1905 861" rowspan="7">BIST; Regular check AoU</td></tr> </tbody> </table>				Function	Failure Modes	Safety Mechanisms		<b>Packetization</b>	External interface corruption; External protocol violation; Packet corruption	External placeholder (ECC/Parity); Packet validity checker; Duplication; <b>Initiator timeout</b>		<b>Transport</b>	Packet corruption	ECC/Parity + checker; Packet validity checker; Initiator timeout		<b>Clocking and reset</b>	Clock / reset glitch; Frequency error;	External Timeout AoU;		Wrong clock gating	Initiator timeout; Packet validity checker; Percentage safe AoU		<b>Safety reporting</b>	Missed / incorrect reporting; unexpected reporting of Fault	Register parity; Regular check AoU		<b>Safety mechanism</b>	Missed / incorrect reporting; unexpected reporting of Fault	BIST; Regular check AoU	
Function	Failure Modes	Safety Mechanisms																												
<b>Packetization</b>	External interface corruption; External protocol violation; Packet corruption	External placeholder (ECC/Parity); Packet validity checker; Duplication; <b>Initiator timeout</b>																												
<b>Transport</b>	Packet corruption	ECC/Parity + checker; Packet validity checker; Initiator timeout																												
<b>Clocking and reset</b>	Clock / reset glitch; Frequency error;	External Timeout AoU;																												
	Wrong clock gating	Initiator timeout; Packet validity checker; Percentage safe AoU																												
<b>Safety reporting</b>	Missed / incorrect reporting; unexpected reporting of Fault	Register parity; Regular check AoU																												
<b>Safety mechanism</b>	Missed / incorrect reporting; unexpected reporting of Fault	BIST; Regular check AoU																												
																														
<small>10 © 2018 Arm Limited</small>																														
																														
<small><a href="https://www.arteris.com/download-arm-arteris-ip-ai-npu-iso26262-presentation">https://www.arteris.com/download-arm-arteris-ip-ai-npu-iso26262-presentation</a></small>																														
<small>at 10.</small>																														
<p>Implementing ISO 26262 Compliant AI Systems with Arm and Arteris IP, <a href="https://www.arteris.com/download-arm-arteris-ip-ai-npu-iso26262-presentation">https://www.arteris.com/download-arm-arteris-ip-ai-npu-iso26262-presentation</a>, at 10.</p> <p>As a further example, the Arteris NoC “can pass IP-generated error-correcting code (ECC) information through the NoC between the socket interfaces” and includes “packet validity checking” and “transaction timeout” for error resiliency, which may result in data being dropped:</p>																														

**U.S. Patent No. 7,366,818 (Radulescu & Goossens)**

“Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same”

'818 Patent Claim	Lenovo Product Including Snapdragon System on Chip <sup>1</sup>
	<p><i>A. Advanced Data Protection and Reliability for SoC Interconnects</i></p> <p>Arteris FlexNoC expands data protection and reliability features beyond the CPU and into the network-on-chip interconnect fabric. [14] FlexNoC can pass IP-generated error-correcting code (ECC) information through the NoC between socket interfaces. Alternatively, FlexNoC can generate custom data payload and control ECC in packet-generating units, and detect or correct errors in packet-consuming units. The amount of redundancy per data byte is configurable based on the cost and resilience requirements of the SSD controller.</p> <p>The FlexNoC Resilience package also includes packet validity checking, transaction timeout, control register parity checking and unit duplication and comparison that are all designed to extend error resiliency beyond the CPU and into the other hardware blocks of the design. Key to a complete implementation is the inclusion of a safety controller to manage faults and a fully-verified built-in test (BIST) module to continually test data protection hardware when activity is quiescent.</p> <p>Optimizing Enterprise-Class SSD Host Controller Design with Arteris FlexNoC Network-On-Chip Interconnect IP, <a href="https://www.arteris.com/hubfs/enterprise-ssd-controller-tech-paper-arteris.pdf">https://www.arteris.com/hubfs/enterprise-ssd-controller-tech-paper-arteris.pdf</a> at 7.</p> <p>As a further example, in the Arteris NoC, “[t]arget-side timeout in the network interface units detects unresponsive target IP failures and ensures that they do not block the NoC,” which may result in data being dropped:</p>

**U.S. Patent No. 7,366,818 (Radulescu & Goossens)**

“Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same”

'818 Patent Claim	Lenovo Product Including Snapdragon System on Chip <sup>1</sup>
	<p><i>C. Transaction Timeout</i></p> <p>Target-side timeout in network interface units detects unresponsive target IP failures and ensures that they do not block the NoC. Initiator-side timeout in network interface units detects transport packet deletion, bad routing, or failures of stuck arbiters or targets. Timeout is detected per transaction using a pre-scaled counter to minimized hardware cost and power consumption.</p> <p>SoC Reliability Features in the FlexNoC Resilience Package, <a href="http://itersnews.com/wp-content/uploads/experts/2015/03/95935flexnoc-resilience-package-tech-paper.pdf">http://itersnews.com/wp-content/uploads/experts/2015/03/95935flexnoc-resilience-package-tech-paper.pdf</a> at 2.</p>
wherein the dropping of data and therefore the transaction completion can be controlled by the interface means.	<p>In the Arteris NoC utilized by the Snapdragon SoC included in the Lenovo product, the transaction completion can be controlled by the interface means, either literally or under the doctrine of equivalents.</p> <p>For example, the Arteris NoC uses Network Interface Units (NIUs), which include Initiator NIUs, that are “used to connect a master node to the NoC,” and the Target NIUs, that are “used to connect a slave node to the NoC”:</p> <p><b>11.3.2 Network Interface Units</b></p> <p>The Arteris Danube IP library includes NIUs for different third party protocols. Currently, three different protocols are supported: AHB (APB), OCP, and AXI. For each protocol, two different NIU units can be instantiated:</p>

**U.S. Patent No. 7,366,818 (Radulescu & Goossens)**

“Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same”

'818 Patent Claim	Lenovo Product Including Snapdragon System on Chip <sup>1</sup>
	<ul style="list-style-type: none"> <li>• <b>Initiator NIU</b>—third party protocol-to-NTTP, used to connect a master node to the NoC</li> <li>• <b>Target NIUs</b>—NTTP-to-third party protocol, used to connect a slave node to the NoC</li> </ul> <p>Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 316-317.</p> <p>For example, the Arteris NoC addresses packet corruption using, among other mechanisms, “packet validity checker” and “initiator timeout,” which may result in data being dropped:</p>

## U.S. Patent No. 7,366,818 (Radulescu &amp; Goossens)

“Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same”

'818 Patent Claim	Lenovo Product Including Snapdragon System on Chip <sup>1</sup>	
<b>Example NoC Functional Safety Mechanisms</b>		
Function	Failure Modes	Safety Mechanisms
<b>Packetization</b>	External interface corruption; External protocol violation; Packet corruption	External placeholder (ECC/Parity); Packet validity checker; Duplication; <b>Initiator timeout</b>
<b>Transport</b>	Packet corruption	ECC/Parity + checker; Packet validity checker; Initiator timeout
<b>Clocking and reset</b>	Clock / reset glitch; Frequency error; Wrong clock gating	External Timeout AoU; Initiator timeout; Packet validity checker; Percentage safe AoU
<b>Safety reporting</b>	Missed / incorrect reporting; unexpected reporting of Fault	Register parity; Regular check AoU
<b>Safety mechanism</b>	Missed / incorrect reporting; unexpected reporting of Fault	BIST; Regular check AoU
		
<small>10 © 2018 Arm Limited</small>		
		
<p>Implementing ISO 26262 Compliant AI Systems with Arm and Arteris IP,  <a href="https://www.arteris.com/download-arm-arteris-ip-ai-npu-iso26262-presentation">https://www.arteris.com/download-arm-arteris-ip-ai-npu-iso26262-presentation</a>, at 10.</p> <p>As a further example, the Arteris NoC “can pass IP-generated error-correcting code (ECC) information through the NoC between the socket interfaces” and includes “packet validity checking” and “transaction timeout” for error resiliency, which may result in data being dropped:</p>		

**U.S. Patent No. 7,366,818 (Radulescu & Goossens)**

“Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same”

'818 Patent Claim	Lenovo Product Including Snapdragon System on Chip <sup>1</sup>
	<p><i>A. Advanced Data Protection and Reliability for SoC Interconnects</i></p> <p>Arteris FlexNoC expands data protection and reliability features beyond the CPU and into the network-on-chip interconnect fabric. [14] FlexNoC can pass IP-generated error-correcting code (ECC) information through the NoC between socket interfaces. Alternatively, FlexNoC can generate custom data payload and control ECC in packet-generating units, and detect or correct errors in packet-consuming units. The amount of redundancy per data byte is configurable based on the cost and resilience requirements of the SSD controller.</p> <p>The FlexNoC Resilience package also includes packet validity checking, transaction timeout, control register parity checking and unit duplication and comparison that are all designed to extend error resiliency beyond the CPU and into the other hardware blocks of the design. Key to a complete implementation is the inclusion of a safety controller to manage faults and a fully-verified built-in test (BIST) module to continually test data protection hardware when activity is quiescent.</p> <p>Optimizing Enterprise-Class SSD Host Controller Design with Arteris FlexNoC Network-On-Chip Interconnect IP, <a href="https://www.arteris.com/hubfs/enterprise-ssd-controller-tech-paper-arteris.pdf">https://www.arteris.com/hubfs/enterprise-ssd-controller-tech-paper-arteris.pdf</a> at 7.</p> <p>As a further example, in the Arteris NoC, “[t]arget-side timeout in the network interface units detects unresponsive target IP failures and ensures that they do not block the NoC,” which may result in data being dropped:</p>

**U.S. Patent No. 7,366,818 (Radulescu & Goossens)**

"Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same"

'818 Patent Claim	Lenovo Product Including Snapdragon System on Chip <sup>1</sup>
	<p><i>C. Transaction Timeout</i></p> <p>Target-side timeout in network interface units detects unresponsive target IP failures and ensures that they do not block the NoC. Initiator-side timeout in network interface units detects transport packet deletion, bad routing, or failures of stuck arbiters or targets. Timeout is detected per transaction using a pre-scaled counter to minimized hardware cost and power consumption.</p> <p>SoC Reliability Features in the FlexNoC Resilience Package, <a href="http://itersnews.com/wp-content/uploads/experts/2015/03/95935flexnoc-resilience-package-tech-paper.pdf">http://itersnews.com/wp-content/uploads/experts/2015/03/95935flexnoc-resilience-package-tech-paper.pdf</a> at 2.</p>